| 7:45AM-8:45AM |
Breakfast/Registration
|
|
| 8:45AM-9:00AM |
Opening Remarks
|
|
| |
General Chair Welcome
|
Gabriel Southern & Ron Diamant |
| |
Progam Co-Chairs Welcome
|
Natalia Vassilieva & Heiner Litz |
| 9:00AM-10:00AM |
Keynote #1 Chair: Natalia Vassilieva |
|
| |
Exciting Directions for ML Models and the Implications for Computing Hardware
|
Jeff Dean & Amin Vahdat, Google |
| 10:00AM-11:00AM |
Processing in Memory Chair: Jae W. Lee |
|
| |
Memory-centric Computing with SK Hynix’s Domain-Specific Memory
|
Yongkee Kwon, SK Hynix |
| |
Samsung AI-cluster system with HBM-PIM and CXL-based Processing-near-Memory for transformer-based LLMs
|
Jin Hyun Kim, Samsung |
| 11:00AM-11:05AM |
Sachs Memorial
|
|
| |
Sachs Memorial
|
Alan J Smith, UC Berkeley |
| 11:05AM-11:30AM |
Coffee Break
|
|
| 11:30AM-1:00PM |
CPU 1 Chair: Pradeep K. Dubey |
|
| |
ARM’s Neoverse V2 platform: leadership performance and power efficiency for next-generation cloud computing, ML and HPC workloads
|
Magnus Bruce, ARM |
| |
AMD Next Generation “Zen 4” Core and 4th Gen AMD EPYCTM 9004 Server CPU
|
Kai Troester & Ravi Bhargava, AMD |
| |
Ventana’s Veyron V1 Data Center-Class RISC-V Processor
|
Greg Favor, Ventana |
| 1:00PM-2:15PM |
Lunch (1 hr 15 min)
|
|
| 2:15PM-4:15PM |
Platforms Chair: Mark D. Hill |
|
| |
Architecting for Flexibility and Value with future Intel® Xeon® processors
|
Chris Gianos, Intel |
| |
CSS-Genesis: Arm’s Neoverse N2 platform, delivered to partners as a fully verified, customizable compute sub-system
|
Anitha Kona, ARM |
| |
Intel® Energy Efficiency Architecture
|
Efraim Rotem, Intel |
| |
Caliptra: An Open-Source Root of Trust for Measurements
|
Bharat Pillilli, Microsoft |
| 4:15PM-4:45PM |
Coffee Break (1/2 hr)
|
|
| 4:45PM-6:15PM |
CPU 2 Chair: Ralph Wittig |
|
| |
Intel® Xeon® processors built on Efficient-core (E-Core): The Next Generation of High Performance, Energy-Efficient Computing
|
Don Soltis, Intel |
| |
AMD Ryzen 7040 Series Mobile Processor
|
Mahesh Subramony & David Kramer, AMD |
| |
Detailed Architecture Analysis and Key Features of SiFive’s latest high-performance out-of-order Vector Processor
|
Brad Burgess, SiFive |
| 6:15PM-7:45PM |
Reception
|
|