AMDL

AMD Next-Generation FPGA Built From Chiplets


Dinesh Gaitonde


Hot Chips 2023

AI Chips & Advanced Integration Require Next Generation Solutions for Emulation & Prototyping


AI Demands Exponential Growth in Compute Capacity

Driving Introduction of Massive Soc Designs






Heterogeneous Integration, Chiplets Increase Verification Scope





Requires Earlier Software Development to Maintain Time-to-market




Physical Implementation, Validation, etc.

¹ Compute Trends Across Three Eras of Machine Learning by Jaime Sevilla, Tama Besiroglu, Lennart Heim, Marius Hobbhahn, Anson Ho, Pablo Villalobos; 2022. (Source) ² P. K. Huang et al., "Wafer Level System Integration of the Fifth Generation CoWoS[®]-S with High Performance Si Interposer at 2500 mm2," 2021 IEEE 71st Electronic Components and Technology Conference (ECTC), San Diego, CA, USA, 2021, pp. 101-104, doi: 10.1109/ECTC32696.2021.00028. (Source) ³ Cost of Advanced Designs (Source: IBS)

Design Verification Market

- FPGAs are key for verification acceleration
- Larger FPGAs provide better verification performance
- Therefore, build large FPGAs



Key Requirements for Verification Hardware

Large Devices \rightarrow Larger Canvas

Keep up with growing design sizes

Abundant Low Latency Interfaces → Large Design Performance


 Large design system performance depends critically on latency of interfaces

Improved Debug Performance

Save and restore design state

Driving Performance and Capacity Leadership

AMD Foundational Compute Technology Has Enabled High Performance Emulation and Prototyping Solutions for 17+ Years



AMD Versal[™] Premium VP1902 Adaptive SoC

The World's Largest Adaptive SoC

~2x Higher Logic Density and Connectivity

 Industry's Highest Capacity for Emulation and Prototyping of Next-Generation SoCs

8x Faster Debug Performance with Versal[™] Architecture

Outstanding Debug Capabilities for Rapid Iteration

Novel two-by-two SLR (Chiplet) Arrangement for Enhanced Routability and Lower Latency

 Architectural Innovation Based on 4th gen SSI (Stacked Silicon Interconnect) Technology to Maximize Performance




Available in Q3 '23

Introducing Versal Premium VP1902 Adaptive SoC – Largest Capacity Adaptive SoC

~2x	Logic Density Emulate Complex ASIC/SoC Designs		AMD Virtex [™] UltraScale+ [™] VU19P FPGA	AMD Versal [™] Premium VP1902 Adaptive SoC	
~2x	I/O Bandwidth Partition Designs Across Multiple Devices	Logic Density	8.9M Logic Cells	18.5M Logic Cells	
2x	Transceiver Count Scale From Desktop to Enterprise	Aggregate I/O Bandwidth with XPIOs	2.7 Tbps	5.6 Tbps	
		Number of Transceivers	80	160	
~2x	Transceiver Bandwidth High Speed Signal Multiplexing	Aggregate Transceiver Bandwidth	5.4 Tbps	12.2 Tbps	

VP1902 Adaptive SoC: Purpose Built for Emulation and Prototyping




Building Large FPGAs Requires Solving Difficult Challenges

Large FPGAs Desirable

■ Large FPGAs → better system performance

Large FPGAs Not Economical Without Innovating

■ Programmability tax → worse for FPGAs than custom silicon




Chipletize → Scale Capacity & Manage Cost

Chiplets in the Context of FPGAs

- Inter die connectivity \rightarrow bunch of wires user view of uninterrupted large canvas
- Protocol, if any, is overlayed by end-user
- Inter-die interconnect simply extends intra-die interconnect
- Tools manage partitioning customer designs into various SLRs
 - Maintain user experience of uninterrupted canvas
 - Manage the cut and performance

SLR3	SLR2	SLR1	SLR0	
			DLNU	
			· · · · · · · · · · · · · · · · · · ·	



Traditional SLR Arrangement

1xN Arrangement

- Only 1 tapeout
- Can productize 1x1, 1x2, ... variants

Extend interconnect and global signaling vertically

Core Interconnect, clocking, configuration


I/O arrangement issues with 1xN

I/O scaling trends competing with arrangement

Inter-SLR Bandwidth management


Inter-SLR BW utilized less efficiently with 1xN

VU19P Device




AMD FPGA Previous Generation I/O Arrangement


- Previous Generation → I/Os in columns
 - Each column of I/O in each SLR just replicated in other SLRs
- Need more I/Os → Add more columns
- But size of I/O column not scaling with technology
 Logic scales, I/Os do not
- Delay Scaling
 - Delay from one logic tile to another improves with technology
 Delay crossing I/O tile does not scale
- I/O crossing management becomes a software problem
- I/Os have to support higher speeds
 - Bonding out from the middle of the device is challenging




Reconfiguring Array Construction

- I/Os have to move to the periphery
- One possible construction could have been 1x4
- But delays for inter-die wires would be too large
- Difficult to bond out as many I/Os as we would like – middle rows
- Instead build a 2x2 structure









Cutting Down on Metal Demand

- Micro-Bump pitch not scaling, thus, 1x4 arrangement is more demanding than 2x2 arrangement
- 2x2 arrangement results in up to 40% reduction in track demand



Building Devices Beyond the Reticle Limit



Multiple overlapping exposures

Build up to 4x reticle size devices

Smaller in practice – Mechanical reasons


Performance Criteria for Verification

Implementation with a Single Device

- Mapping a small design on one VP1902 device
- Fabric Performance is a key

- Implementation with Multiple Devices
- Mapping a large design on multiple VP1902 devicesInterface Performance is a key





Core Performance

Performance scaling with technology from 16nm to 7nm devices

Architecture modified to be more routable than 16nm devices to support larger device

2x Device size for better performance

More designs fit in one device

2x2 Arrangement less demanding on metal


- Tools have easier time managing cut
- Do not need to sacrifice performance to manage cut

Use of hardened programmable network on chip (NoC)

Infrastructure can use NoC. Canvas available for user design. More routable


Capacity and SLR Architecture Drive System Performance

Virtex[™] UltraScale+[™] VU19P FPGA




3 – Inter FPGA Interfaces 12 - SLR Crossings

Versal[™] Premium VP1902 Adaptive SoC




Higher Density, Simplified System Design





Shorter critical path improves system performance

Interface Performance

- Bandwidth within an SLR >> bandwidth across SLRs
- Bandwidth across SLRs >> bandwidth across I/Os SerDes
- Signals across devices >> number of physical I/Os
 Multiplex signals across I/Os IO latency key performance metric
- Versal I/O latencies ~ 0.64 of UltraScale+[™] I/O latencies
 - Programmability added in the Versal IO to optionally cut latencies even more








Readback Performance

- Readback a key requirement for FPGA fabric used in verification
- Users set breakpoints and expect to be able to read a large fraction of the state
- Users expect to be able to resume from a given state
- Faster readback → better system performance
- Readback functionality in the Versal[™] devices
 - Improved traditional readback by 8x compared to VU19P
 - Using the programmable NoC, can further improve readback performance




Providing 8x Faster Debug with Enhanced Readback IP

Leveraging AMD Versal[™] architecture for improved debug

- New "Configuration Data Interface" (CDI) IP enables readback and writeback of device state
- Gives designers full visibility into every register of the design for offline analysis
- Enabled by Versal "Configuration Frame Interface" (CFI) running 2X faster at 400 MHz with 4x wider bus width compared to Ultrascale+ platform
- Debug data offloaded via programmable NoC and hardened DDR memory controllers, freeing up PL for emulated design





Summary of Versal Architecture Readback Enhancements

CFI Bus runs @ 400 Mhz

Previous generation ICAP was 200Mhz and SMAP 125Mhz

Improvement of 2x to 3.2x over previous generation


CFI Bus width quadruples from 32 bit to 128 bit (4x)

CLE FF Frame Data Efficiency goes from 25% to 100% (4x)

Only readback flip flop data and not other unrelated data that need to get filtered out by user

Single frame read efficiency increases from 50% to 100% (2x)

No dummy frames. Useful when small number of frames are being read





Designed for **8X** efficiency improvement



Scan-Chain Methodology

- Build soft scan-chains of shadow registers
- Very high performance (Fmax)
- Funnel data from nearby chains into NoC ports
- Relatively non-intrusive, high performance readback
- ~12x readback performance using scan-chains*
- Leverage unused registers and NoC
- Much better performance than native hardware






AMD Preliminary Engineering Data

* Source: 100% Visibility at MHz Speed: Efficient Soft Scan-Chain Insertion on AMD/Xilinx FPGAs (Applied Reconfigurable Computing. Architectures, Tools, and Applications, 2022)

Multi-Partition Flow with Enhanced Place and Route for Bigger Designs

Automatic Partition for Fast Place and Route

- Enabled by default, no required interaction
- Vivado[™] Design Suite handles partition-level constraint budgeting
- Partition boundaries can be adjusted for cross-boundary optimization



Versal[™] Premium VP1902 Adaptive SoC

The World's Largest Adaptive SoC, Architected for Next-Gen Emulation and Prototyping

Industry-Leading Capacity and Connectivity

- ~2X higher logic density with 18.5M system logic cells
- ~2X aggregated I/O bandwidth and 2.3X transceiver bandwidth

Backend Design Tool Innovation to Meet Evolving Demands


- 8X faster debug performance with enhanced readback IP
- Continuous tool improvements that enable fast design iteration

17+ Years of Technology Leadership

- AMD's 6th generation emulation-class device
- Trusted partner for top EDA vendors



Available in Q3 '23



Endnotes

VER-001: Based on AMD internal analysis May 2023, comparing the number of system logic cells of the Versal Premium VP1902 device versus the Virtex UltraScale+ VU19P device.

VER-002: Based on AMD internal analysis in May 2023 with a 6-input LUT count to compare the Versal Premium VP1902 device versus the Intel Stratix 10 GX 10M FPGA.

VER-003: Based on AMD Labs testing using an A6865 package to simulate the XPIO data rate performance of an AMD Versal Premium VP1902 device versus the published data rate of an AMD Virtex UltraScale+ VU19P FPGA. Actual results will vary.

VER-004: Based on AMD internal analysis in May 2023, comparing the readback/writeback performance of an AMD Versal adaptive SoC CFI interface versus an AMD Virtex UltraScale+ FPGA ICAP interface. Actual performance will vary.

VER-005: Based on AMD Labs calculation in May 2023 of aggregate transceiver bandwidth of a Versal Premium VP1902 device B6865 package versus a Virtex UltraScale+ VU19P device B3824 package, assuming GTY/GTYPs running at 32G and GTMs running at 56G.

VER-008: Based on AMD Labs internal analysis in May 2023, comparing the latency in nanoseconds of an AMD Versal adaptive SoC XPIO in an 8:1 mux configuration with bypass FIFO mode enabled to a Virtex UltraScale+ FPGA HP I/O with no bypass FIFO option. Actual results will vary.

Disclaimer and Attributions

DISCLAIMER

The information contained herein is for informational purposes only, and is subject to change without notice. While every precaution has been taken in the preparation of this document, it may contain technical inaccuracies, omissions and typographical errors, and AMD is under no obligation to update or otherwise correct this information. Advanced Micro Devices, Inc. makes no representations or warranties with respect to the accuracy or completeness of the contents of this document, and assumes no liability of any kind, including the implied warranties of noninfringement, merchantability or fitness for particular purposes, with respect to the operation or use of AMD hardware, software or other products described herein. No license, including implied or arising by estoppel, to any intellectual property rights is granted by this document. Terms and limitations applicable to the purchase or use of AMD's products are as set forth in a signed agreement between the parties or in AMD's Standard Terms and Conditions of Sale. GD-18

©2023 Advanced Micro Devices, Inc. All rights reserved. AMD, the AMD Arrow logo, Versal, Vivado, Virtex, and combinations thereof are trademarks of Advanced Micro Devices, Inc. Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies.

