



P870 High-Performance RISC-V Processor

HOT 2023
C H I P S



RISC-V is based on standards

Standards Accelerate Software Adoption and Portability

Standards reduce cost


- Faster Adoption
- Compatibility across vendors

Layered standards enable customization


- RISC-V embraces customization without breaking compatibility

More than just ISA Standards

- RISC-V Standards extend beyond the Core ISA to system-level components



SiFive Performance family relentless innovation




SiFive Provides Complete & Scalable Solutions




SiFive IP Complex

Advanced Power Management



Scalable High-Performance & High-Efficiency
Cores: P870, P670, & P470 (with selected Mix+Match)


Shared Cluster L2 Cache




System IP to Enable Complete RISC-V SoC solutions

- Advanced Interrupt Controller
- SiFive Insight Debug & Trace
- IOMMU
- SiFive WorldGuard Security


P870 Pipeline




P870 μ Arch



P870 μ Arch




P870 μ Arch




- 6-wide decode
- 32-bit and 16-bit instructions
- Register Renames:
 228 Integer
 240 Floating Point
 128 Vector
- ROB – up to 1120 instructions
- 6-wide dispatch


P870 μ Arch



P870 μ Arch




P870 μ Arch





- 64KB Data Cache
- 1 Load pipe
- 2 Load/Store pipes
- 32 LdSt issue queue entries
- 48 Load buffer
- 48 Store buffers
- 64 entry L1 DTLB
- 1K entry L2 TLB
- Stride and pattern prefetchers

P870 μ Arch



Cluster topology with shared L2 cache and distributed L3 cache



P870 4-core cluster

- Legend:
- LSU - Load/Store Unit
 - IEX - Integer Execution Unit
 - FEX - Floating Point Execution Unit
 - VEX - Vector Execution Unit
 - IFU - Instruction Fetch Unit
 - RDU - Rename/Dispatch Unit

P870 Consumer example platform



SiFive Advanced
Debug & Interrupt

Interrupt Controller

Debug & Trace

SiFive CPU Clusters

Performance cluster



Shared L2\$

High-efficiency cluster



Shared L2\$

Always-On cluster




Shared L3\$

SiFive System IPs

IOMMU

WorldGuard gadgets

P870-A Functional safety features



SiFive broad IP portfolio




Scalable from MCU to high-performance compute

		Automotive	Intelligence	Performance			
64-bit high-performance feature-rich OS capable application processors	P870-A 6-wide OoO core 128b vector length Hypervisor extension Vector crypto IOMMU & AIA WorldGuard Shared cluster cache RVA23 ASIL B, D	X200-Series AI processor for Edge and Data Center ML applications AI acceleration instructions 512b vector length	P500-Series >8.6 Specint 2k6/GHz 3-wide OoO core RVA20+	P400-Series >8.6 Specint 2k6/GHz 3-wide OoO core 128b vector length Hypervisor extension Vector crypto IOMMU & AIA WorldGuard RVA22	P600-Series >13.1 SpecINT 2k6/GHz 4-wide OoO core 128b vector length Hypervisor extension Vector crypto IOMMU & AIA WorldGuard RVA22	P800-Series >18 Specint 2k6/GHz 6-wide OoO core 128b vector length Hypervisor extension Vector crypto IOMMU & AIA WorldGuard Shared cluster cache RVA23	
	32/64-bit real-time scalable performance deeply embedded processors	S7-A 64-bit, high performance embedded ASIL D E6-A 32-bit, balanced performance and efficiency ASIL B, D	S2-Series 64-bit, Area optimized E2-Series Smallest, most efficient	U6-Series 64-bit, high performance S6-Series 64-bit, power efficiency E6-Series Balanced performance and efficiency	U7-Series 64-bit, superscalar performance S7-Series 64-bit, high performance, embedded E7-Series 32-bit, optimized performance		



SiFive Performance family relentless innovation





Empowering **innovators**

www.sifive.com