HotChips 2023

Intel Agilex® 9 Direct RF-Series FPGAs with Integrated 64 Gsps Data Converters

Ben Esposito
Senior Principal Engineer
Intel Programmable Solutions Group
Military, Aerospace, and Government Business Unit
Agenda

- Intel Heterogeneously Integrated FPGAs
- Intel Agilex® FPGA Derivatives
- Intel Agilex® Direct RF-Series FPGA Product Offering
- 64 Gsps Wideband Direct RF-Series FPGA Architecture
- 64 Gsps Wideband Direct RF-Series FPGA Test Results
- Development Tools / Reference Designs
- Future Potential Chiplet-Based FPGAs
  - UCIe: Next-Generation Chip-to-Chip Interface
Intel Heterogeneously Integrated FPGAs

- Intel® Stratix 10® and Intel Agilex® FPGAs are heterogeneously integrated (HI) multi-chip packages (MCPs)
- Supports multi-foundry / multi-process node integration
  - Select node for cost / performance requirements, i.e., analog
- Rapid upgrade when new tile is developed

10 Different Chiplets, 4 Different Foundries, 7 Process Nodes, 2 External Partners
Intel Heterogeneously Integrated FPGAs

- Leverage Intel Embedded Multi-die Interconnect Bridge (EMIB)
  - Higher performance, shorter length, lower cost versus interposer
- Utilize AIB\(^1\) open standard as physical layer (PHY)
- Intel’s AIB/EMIB interface
  - High parallelism: Up to 1920 wires per AIB interface
  - High bandwidth: Up to 960 Gbps per interface (Up to six on an FPGA die)
  - Low power: 0.8pJ/bit (Intel Agilex® FPGAs)
  - Low latency: <4nsec for AIB PHY over EMIB

\(^1\)Advanced Interconnect Bus (AIB) can be used with interposer, silicon bridge, Intel uses EMIB for chip-to-chip connection
Expanding Chiplet Ecosystem

- Intel internal development
  - FPGAs, connectivity and other chiplets
- Third-party chiplet development
  - Data converters, security, connectivity
- Government investment via SHIP*
  - Contract to develop and demonstrate access to state-of-the-art (SOTA) heterogeneous integrated packaging (HIP) technology
  - Enable path to custom Multi-chip packages (MCPs) for Defense Industrial Base (DIB) Customers

Technology & Foundry Agnostic

- 2 FPGA Families
- 6 XCVR/SERDES Chiplets
- 3 Data Converter Chiplets
- 3 Optical Chiplets
- 2 Compute Chiplets
- 6 Defense Industrial Base Chiplets

3 Foundries, 9 Process Nodes

* State-of-the-Art Heterogenous Integrated Packaging (SHIP), Navy Surface Warfare Center, Crane Government Contract, SHIP Phase 2,
Composable Chiplet Solution Example: Direct RF FPGAs

- Standardization and reuse accelerates product rollout

1. Stratix10 AX
   - Intel Stratix 10th AX Direct RF FPGA
   - Intel 14nm FPGA Fabric
   - Reuse ADC/DAC Chiplet
   - New FPGA Family
   - New XCVR Chiplet
   - Port Stratix10 IP to Agilex

2. AGRW014
   - Reuse ADC/DAC Chiplet
   - Reuse XCVR Chiplet
   - Larger Agilex FPGA
   - Reuse Agilex IP

3. AGRW027
   - Intel Agilex® 9 FPGA Direct RF-Series
   - Intel 10nm SuperFin FPGA Fabric
   - Reuse Agilex FPGA
   - Reuse XCVR Chiplet
   - New ADC/DAC Chiplet
   - New Agilex IP

4. AGRM027
   - Intel Agilex® 9 FPGA Direct RF-Series
   - Intel 10nm SuperFin FPGA Fabric
   - Reuse Agilex FPGA
   - Reuse XCVR Chiplet
   - New ADC/DAC Chiplet
   - New Agilex IP
Intel Agilex® Heterogenous FPGA Derivatives*

~2X Increased
Fabric Performance per Watt\(^1\)\(^4\)

Average 50%
Higher Performance\(^2\)\(^4\)

Up to 40%
Lower Power\(^2\)\(^4\)

Up to 40 TFLOPs
DSP Performance\(^3\)\(^4\)

1 Compared to competing 7 nanometer FPGA
2 Compared to Intel® Stratix® 10 FPGAs
3 With FP16 configuration
4 Based on current estimates

See FPGA - Performance Index for workloads and configurations. Results may vary.

* Other FPGA die / chiplet combinations available
Intel Agilex® Heterogenous FPGA Derivatives*

10 Different Chiplets

4 Different Foundries

5 Different Process Nodes

3 External Partners

Intel Agilex® 7 F-Series, I-Series, M-Series FPGAs

Intel Agilex® 9 Direct RF-Series FPGAs

*Other FPGA die / chiplet combinations available
Intel Agilex® 9 Direct RF-Series FPGAs

Wideband FPGAs
Up to Eight 64 Gsps ADCs
Up to Eight 64 Gsps DACs

Medium Band FPGA
Twenty 4 Gsps ADCs
Sixteen 12 Gsps DACs

AGRW014
AGRW027
AGRM027

1 Other FPGA die / chiplet combinations available
Wideband 64 GSPS Data Converter Tile (DCT) Overview

- Quad 40-64 GSPS Data Converter Tiles (DCT)
  - Full duplex, 4TX / 4RX
- Frequency agile across entire spectrum
  - Plus, operation into 2nd Nyquist
- Wideband mode supports full 32 GHz of IBW
  - Reference designs show 64 GSPS processing in FPGA
- Programmable Digital Up/Down Converters
  - 1x (ADC Only), 8x-1024x
- Synchronization to support beam forming
  - Single Device or multi-device reference designs available

Up to 32 GHz of ADC/DAC RF
Wideband 64 GSPS Data Converter Tile (DCT) Overview

- On-die ADC / DAC compensation networks
  - No FPGA resources required
- Four parallel high speed control ports from FPGA
  - Fast control, custom calibration coefficient support
- Leverages open Advanced Interface Bus (AIB)
  - Standardized by CHIPs Alliance
- Reduces power and latency using AIB/EMIB
  - No SERDES or JESD204C protocol overhead
- Reduces size, integrates historically analog circuitry
  - Eliminates/reduces super heterodyne architectures

Up to 32 GHz of ADC/DAC RF
Wideband DCT RX Architecture

RF IN → ADC (64 GSPS) → Coarse DDC
- NCO1 (500 MHz)
- Decimate by 16
- Decimate by 8

Fine DDC
- NCO2
- Decimate by 2

Decimate by 2 → Decimate by 8 → Decimate by 16

ADC to FPGA
- 64 GSPS
- 32x
- 16x
- 8x
- 4x
- 2x
- 1x
- 625 MSPS
- 250 MSPS
- 125 MSPS
- 62.5 MSPS
Wideband DCT RX Architecture: 1X Mode

Wideband 1x Mode:
Full 32 GHz of IBW
Wideband DCT RX Architecture: 8X Mode

Coarse DDC Decimate by 8:
Tunes 8 GHz Band
From 32 GHz Available

Coarse DDC

Fine DDC

ADC

To FPGA

Coarse NCO (500 MHz)

Fine NCO (0.9 Hz)

Decimate by 16

Decimate by 8

Decimate by 2

64 GSPS

62.5 MSPS

125 MSPS

250 MSPS

500 MSPS

1 GSPS

2 GSPS

4 GSPS

8 GSPS

16x

32x

64x

128x

256x

512x

1024x
Dual Stage DDC Operation: 16X and Above

ADC ➔ 64 GSPS ➔ Coarse DDC ➔ Decimate by 16 ➔ To FPGA

NCO1
Coarse NCO (500 MHz)
Decimate by 8

NCO2
Fine NCO (0.9 Hz)
Decimate by 2

Decimate by 2
Decimate by 4
Decimate by 8
Decimate by 16
Decimate by 32
Decimate by 64

4 GHz IBW

Coarse DDC Decimate by 16:
Tunes a 4 GHz Band From 0-32 GHz

To FPGA

62.5 MSPS
125 MSPS
250 MSPS
500 MSPS
1 GSPS
2 GSPS
4 GSPS
8 GSPS
16 GSPS
64 GSPS

1024x
512x
256x
128x
64x
32x
16x
8x
1x
Dual Stage DDC Operation: 16X and Above

- **RF IN** → **ADC** (64 GSPS)
- **Coarse DDC**:
  - Decimate by 16: Tunes a 4 GHz Band From 0-32 GHz
- **Fine DDC**:
  - Decimate by 2
  - Decimate by 2

**ADC** to **FPGA**

- **NCO1** (Coarse NCO, 500 MHz)
- **NCO2** (Fine NCO, 0.9 Hz)

**IBW**:
- 4 GHz IBW
- 2 GHz IBW
- 1 GHz IBW
- 125 MHz IBW

**Zooms** in Within the 4 GHz Tuned Band From Coarse DDC

Programmable Solutions Group
Dual Stage DDC Operation: Up to Four DDCs per ADC

Coarse DDC
- Decimate by 16: Tunes a 4 GHz Band From 0-32 GHz

Fine DDC
- "Zoom" in Within the 4 GHz Tuned Band From Coarse DDC
- Up to Four Fine DDCs Available

ADC ➔ 64 GSPS

To FPGA

64x
32x
16x
8x
4x
1x

4 GHz IBW

Coarse DDC

0 4 8 12 16 20 24 28 32

2 GHz IBW

0 8 10 12

4@1GHz

4@<500 MHz

Wideband DCT TX Architecture

From FPGA

1024x
512x
256x
128x
64x
32x
16x
8x

Interpolate by 2
Interpolate by 2
NCO2
Gain Adjust
Fine NCO (0.9 Hz)

Interpolate by 16
Coarse NCO (500 MHz)

Inverse Sinc
DAC
RF OUT

Fine DUC
Fine DUC
Fine DUC
Summer
Coarse DUC

Interpolate by 8
# Wideband Data Converter Channels / Bandwidth Per Tile

<table>
<thead>
<tr>
<th>Mode</th>
<th>Decimate / Interpolate Rate</th>
<th>Sample Rate (GSPS)</th>
<th>Max IBW (GHz)</th>
<th>Coarse DDC Per Port</th>
<th>Fine DDCs Per Port</th>
<th>Total Channels Per Tile</th>
</tr>
</thead>
<tbody>
<tr>
<td>A(^1)(^2)</td>
<td>x1</td>
<td>64</td>
<td>32</td>
<td>NA</td>
<td>NA</td>
<td>1</td>
</tr>
<tr>
<td>B</td>
<td>x8F(^3)</td>
<td>8</td>
<td>8</td>
<td>1</td>
<td>NA</td>
<td>2</td>
</tr>
<tr>
<td>C</td>
<td>x8H(^4)</td>
<td>8</td>
<td>8</td>
<td>1</td>
<td>NA</td>
<td>4</td>
</tr>
<tr>
<td>D</td>
<td>x16</td>
<td>4</td>
<td>4</td>
<td>1</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>E</td>
<td>x32</td>
<td>2</td>
<td>2</td>
<td>1</td>
<td>2</td>
<td>8</td>
</tr>
<tr>
<td>F</td>
<td>x64</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>4</td>
<td>16</td>
</tr>
<tr>
<td>G</td>
<td>x128</td>
<td>0.50</td>
<td>0.50</td>
<td>1</td>
<td>4</td>
<td>16</td>
</tr>
<tr>
<td>H</td>
<td>x256</td>
<td>0.25</td>
<td>0.25</td>
<td>1</td>
<td>4</td>
<td>16</td>
</tr>
<tr>
<td>I</td>
<td>x512</td>
<td>0.12</td>
<td>0.12</td>
<td>1</td>
<td>4</td>
<td>16</td>
</tr>
<tr>
<td>J</td>
<td>x1024</td>
<td>0.06</td>
<td>0.06</td>
<td>1</td>
<td>4</td>
<td>16</td>
</tr>
</tbody>
</table>

1 Mode A available for ADC only
2 Mode A represents real bandwidth, all other modes complex
3 16 bit I, 16-bit Q
4 8 bit I, 8-bit Q
Intel Agilex 9® AGRW014 FPGA Test Results: RX
Intel Agilex 9® AGRW014 FPGA Test Results: RX

**RX SFDR in x1 Mode**

**RX SFDR in x16 mode**
Intel Agilex 9® AGRW014 FPGA Test Results: RX

**RX Input Power**

- Power at BGA, Normalized to 2GHz (dB)
- RF Input (GHz)
- 64 Gsps

**RX THD in x1 Mode**

- THD (%)
- RF Input (GHz)
- 54 Gsps
- 64 Gsps
Intel Agilex 9® AGRW014 FPGA Test Results: TX

32 GHz of IBW

Marker Peak List

<table>
<thead>
<tr>
<th>No</th>
<th>X-Value</th>
<th>Y-Value</th>
<th>No</th>
<th>X-Value</th>
<th>Y-Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>3.09460 GHz</td>
<td>-5.364 dBm</td>
<td>25</td>
<td>25.746 000 GHz</td>
<td>-70.655 dBm</td>
</tr>
<tr>
<td>2</td>
<td>31.999 200 GHz</td>
<td>-56.691 dBm</td>
<td>26</td>
<td>25.766 000 GHz</td>
<td>-70.676 dBm</td>
</tr>
<tr>
<td>3</td>
<td>37.682 000 GHz</td>
<td>-59.011 dBm</td>
<td>27</td>
<td>19.994 000 GHz</td>
<td>-70.532 dBm</td>
</tr>
<tr>
<td>4</td>
<td>21.663 500 GHz</td>
<td>-59.176 dBm</td>
<td>28</td>
<td>11.362 000 GHz</td>
<td>-70.914 dBm</td>
</tr>
<tr>
<td>5</td>
<td>6.189 900 GHz</td>
<td>-59.935 dBm</td>
<td>29</td>
<td>12.379 000 GHz</td>
<td>-71.041 dBm</td>
</tr>
<tr>
<td>6</td>
<td>27.907 600 GHz</td>
<td>-61.198 dBm</td>
<td>30</td>
<td>16.526 000 GHz</td>
<td>-71.100 dBm</td>
</tr>
<tr>
<td>7</td>
<td>998.200 000 MHz</td>
<td>-62.113 dBm</td>
<td>31</td>
<td>25.810 000 GHz</td>
<td>-71.216 dBm</td>
</tr>
<tr>
<td>8</td>
<td>9.204 000 GHz</td>
<td>-63.321 dBm</td>
<td>32</td>
<td>30.946 000 GHz</td>
<td>-71.275 dBm</td>
</tr>
<tr>
<td>9</td>
<td>24.757 900 GHz</td>
<td>-64.107 dBm</td>
<td>33</td>
<td>2.941 000 GHz</td>
<td>-71.608 dBm</td>
</tr>
<tr>
<td>10</td>
<td>7.179 400 GHz</td>
<td>-64.293 dBm</td>
<td>34</td>
<td>22.778 500 GHz</td>
<td>-71.716 dBm</td>
</tr>
<tr>
<td>11</td>
<td>10.337 500 GHz</td>
<td>-65.379 dBm</td>
<td>35</td>
<td>31.937 000 GHz</td>
<td>-71.735 dBm</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>36</td>
<td>2.147 600 GHz</td>
<td>-71.834 dBm</td>
</tr>
</tbody>
</table>
Intel Agilex 9® AGRW014 FPGA Test Results: TX

![Graph 1: TX SFDR in x16 Mode](image1)

![Graph 2: TX Power](image2)
Intel Agilex 9® AGRW014 FPGA Test Results: TX

TX THD in x16 Mode

THD %

RF Output (GHz)

- 54 Gsps
- 64 Gsps
Intel® 64 GSPS Direct RF-Series FPGA Development Kits

- Development kits to be available for each Intel Agilex® Direct RF FPGA devices
- All RF ports available for test
- On board clocking or connectors to support external clocking schemes
- On board DDR memory for algorithm development
- FPGAs includes Quad ARM-A53 hard processor subsystem for embedded control
- High speed transceivers support PCIe and Ethernet backhaul

AGWR014 Development Kit

AGWR027 Development Kit
Intel® Direct RF Development Tools

- Direct RF Design Suite
  - Playback and capture for RF evaluation
  - Wideband 32 GHz channelizer
  - Wideband agility
  - Multi-device phase synchronization
  - Time delay beamforming
  - Other designs also under development
  - All use DSP Builder Advanced Blockset (Intel’s Matlab® Simulink® Blockset)

- Direct RF Evaluation Platform
  - Matlab® script-based test environment

- Other Tools
  - Latency calculator, Spur calculator
Intel® Direct RF Design Suite: Wideband Channelizer

- 64 Gsps ADC sampling
- 32 GHz of IBW
- Single Channel ADC
- Matlab Simulink DSP Builder Design Flow

Supports Variable 64-1024 channels in real time
Intel® Direct RF Design Suite: Wideband Agility

- Wideband Receiver ("Sniffer")
  - Tile 0 operating at x1, 32 GHz
- Narrowband Tracking Receiver
  - Tile 1 operating at x16, 4 GHz
- Wideband Receiver Threshold value sets tuner for Narrowband Tracking Receiver
- Optimized coefficients move with frequency tuning
- Matlab Simulink DSP Builder Design Flow
Possible Future Heterogeneously Integrated MCPs

Chip to Chip Interface

AIB over EMIB

UCIe-Standard
UCIe-Advanced
Wideband Intel Agilex® 9 Direct RF-Series FPGA Summary

- Leverage Intel’s heterogeneously integrated FPGAs methodology using EMIB and AIB PHY
- Unprecedented combination of channel count and frequency agility in a small form factor MCP
- Significantly reduces Size, Weight, Power and Cost
- 32 GHz of ADC IBW for processing in FPGA (x1 Mode)
- Up to thirty-two 1 GHz TX/RX channels available for diverse spectrum requirements
- Reference designs, tools and Direct RF FPGA evaluation boards available to jumpstart development
Details on Intel Agilex® FPGA Performance, Power and Software Support Numbers

- Up to 40% Higher Performance Compared to Intel Stratix 10 FPGAs
  Derived from benchmarking an example design suite comparing maximum clock speed (Fmax) achieved in Intel Stratix 10 devices with the Fmax achieved in Intel Agilex devices, using Intel Quartus Prime Software. On average, designs running in the -2 speed grade of Intel Agilex FPGAs achieve a 50% improvement in Fmax compared to the same designs running in the most popular speed grade of Stratix 10 devices (-2 speed grade), tested June 2020.

- Up to 40% Lower Total Power Compared to Intel Stratix 10 FPGAs
  Derived from benchmarking an example design suite comparing total power estimates of each design running in Intel Stratix 10 FPGAs compared to the total power consumed by the same design running in Intel Agilex FPGAs. Power estimates of Intel Stratix 10 FPGA designs are obtained from Intel Stratix 10 Early Power Estimator; power estimates for Intel Agilex FPGA designs are obtained using internal Intel analysis and architecture simulation and modeling, tested February 2019.

- Up to 40 TFLOPs of DSP Performance (FP16 Configuration)
  Each Intel Agilex DSP block can perform two FP16 floating-point operations (FLOPs) per clock cycle. Total FLOPs for FP16 configuration is derived by multiplying 2x the maximum number of DSP blocks to be offered in a single Intel Agilex FPGA by the maximum clock frequency that will be specified for that block.

- 30% Improvement in Compile Times / 15% Improvement in Memory Utilization
  Comparison is made between Intel Quartus Prime Software 18.1 and Intel Quartus Prime 19.1. Derived from benchmarking an example design suite comparing compile times and memory utilization for designs in Intel Quartus Prime Software 18.1 with compile times and memory utilization for same designs in Intel Quartus Prime Software 19.1, tested February 2019.
Legal Notices and Disclaimers – Part 1

Performance varies by use, configuration and other factors. Learn more at www.Intel.com/PerformanceIndex.

Performance results are based on testing as of dates shown in configurations and may not reflect all publicly available updates. See backup for configuration details. No product or component can be absolutely secure.

Your costs and results may vary.

Intel technologies may require enabled hardware, software or service activation.

© Intel Corporation. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Other names and brands may be claimed as the property of others.
Legal Notices and Disclaimers – Part 2


2. Intel Agilex 7 FPGAs M-Series with HBM2e, 700 MHz maximum clock frequency for hard memory NoC initiator (user logic AXI4 port connects to initiator AXI4 port to initiate memory requests on the NoC). Intel Stratix 10 MX with HBM2, 405 MHz for equivalent HBM2 switch function in -1 speed grade. Ratio of clock frequency is 700 MHz/405 MHz = 1.7. Intel Agilex 7 FPGAs M-Series offers a 1.7x improvement in performance in HBM throughput compared to prior generation Intel Stratix 10 MX.

3. Intel Agilex 7 FPGAs M-Series DSP compute density projected at 88.6 INT8 TOPs and 18.45 FP32 TFLOPs, compared to Xilinx Versal HBM at 74.9 INT8 TOPs and 17.5 FP32 TFLOPs from https://www.xilinx.com/content/dam/xilinx/support/documentation/selection-guides/versal-hbm-product-selection-guide.pdf as of October 14, 2021 and to Achronix Speedster 7t at 61.4 INT8 TFLOPs and no support for FP32, from https://www.achronix.com/machine-learning-processor as of October 14, 2021.

4. M-Series over 2x fabric performance/W results are based on projections of M-Series AGM039-R36B compared to measurements on I-Series AGI027-R31B, and power comparison of F-Series AGF014-2 to a Xilinx Versal FPGA fabric of equivalent density, where AGI027-R31B is projected to have the same core fabric performance/watt as measured on AGF014-2. Comparison assumes Xilinx Versal HBM has the same core fabric as similar Versal devices without HBM as of October 2021.


6. Intel Agilex 7 FPGAs M-Series compute density is projected at 18.45 FP32 TFLOPs, HBM2e memory bandwidth is projected at 410 Gbps per stack, and EMIF DDR5 performance projected at 5600 MT/s. Prior generation Stratix 10 MX compute density is 6.3 FP32 TFLOPs, HBM2 memory bandwidth is 256 GBps per stack, and EMIF DDR4 performance is 2667 MT/s.