

UCIe™ (Universal Chiplet Interconnect Express™)

*Building an open ecosystem of chiplets
for on-package innovations*

Tutorial for Hot Chips, 2023

Presented by: Debendra Das Sharma¹, Nathan Kalyanasundaram², Swadesh Choudhary¹, Marvin Denman³, Gerald Pasdast¹, Anwar Kashem², Jerome Giselle⁴, and Sridhar Muthrasanallur¹

¹ : Intel Corporation, ²: AMD Corporation, ³: Nvidia Corporation, ⁴: Google Inc

Tutorial Sessions

- Overview
- Protocol
- Electrical

Coffee Break

2

- Form-Factor and Compliance
- Software, Manageability and Security

UCIe Overview



120+ Member Companies and growing!

Board Members

Leaders in semiconductors, packaging, IP suppliers, foundries, and cloud service providers are joining together to drive The open chiplet ecosystem.

JOIN US!



UCIe Consortium is open for membership

- UCIe Consortium welcomes interested companies and institutions to join the organization at the **Contributor and Adopter level.**
- **UCIe** was founded in March 2022, incorporated in June 2022. Two levels of memberships: Contributor and Adopter
- **Contributor Membership**
 - Access the Final Specifications (ex: 1.0, 1.1, 2.0, etc.)
 - Implement with the IP protections as outlined in the Agreements
 - Right to attend Corporation trade shows or other industry events as determined by the Board
 - Participate in the technical working groups
 - Influence the direction of the technology
 - Access the intermediate (dot level) specifications
 - Election to get to the Promoter Class/ Board every year when the term of half the board completes
- **Adopter Membership**
 - Access the Final Specifications (ex: 1.0, 1.1, 2.0, etc.), but not intermediate level specifications
 - Implement with the IP protections as outlined in the Agreements
 - Right to attend Corporation trade shows or other industry events as determined by the Board

On-Package Interconnects: Opportunities and Challenges



Moore Predicted “Day of Reckoning”

*“It may prove to be more economical to build large systems out of smaller functions, which are separately packaged and interconnected.”**


- Gordon E. Moore

*[“Cramming more components onto integrated circuits,”](#) Electronics, Volume 38, Number 8, April 19, 1965




Drivers for On-Package Chiplets

- Reticle Limit, yield optimization, scalable performance
 - Same dies on package (Scale-up)
- Increasing design costs at leading edge process nodes
 - Disaggregate dies across different nodes
 - Deploy latest process node for advanced functionality
- Time to Market (Late binding)
- Easily enables Custom silicon for different customers leveraging a common base product
 - E.g., Different acceleration functions with common compute
- Different process nodes optimized for different functions
 - E.g., Memory, logic, analog, co-packaged optics
- Enables high, power-efficient bandwidth with low-latency access (e.g., HBM memory)



Source: IBS (as cited in IEEE Heterogeneous Integration Roadmap)



Components of Chiplet Interoperability




(Example SoC showing two chiplets only)

- **Chiplet Form Factor**
 - Die Size / bump location
 - Power delivery
- **SoC Construction (Application Layer)**
 - Reset and Initialization
 - Register access
 - Security
- **Die-to-Die Protocols (Data Link to Transaction Layer)**
 - PCIe/ CXL/ Streaming
 - Plug and play IPs
- **Die-to-Die I/O (Physical Layer)**
 - Electrical, bump arrangement, channel, reset, initialization, power, latency, test repair, technology transition


Design Choice: Seamless Integration from Node → Package → On-die Enables Reuse, Better User Experience



Node / Board Level Integration



Package Level Integration (with on-package interconnects)



On-die Integration

Same Software, IP, and Subsystem to build scalable solutions offers economies of scale, time to market advantage, and seamless user experience. Innovations at the open slot in board level needs to migrate to package level for multiple usages!

Universal Chiplet Interconnect Express (UCIe): An Open Standard for Chiplets


Guiding principles of UCIe

1. Open Ecosystem with Plug-and-play
2. Backward compatible evolution when appropriate to ensure investment protection
3. Best power, performance, and cost metrics across the industry applicable across the entire compute continuum
4. Continuously innovate to meet the needs of evolving compute landscape

(Leveraging decades of experience driving successful industry standards at the board level: PCIe, CXL, USB, etc.)

Motivation

OPEN CHIPLET: PLATFORM ON A PACKAGE



Heterogeneous Integration Fueled by an Open Chiplet Ecosystem
(Mix-and-match chiplets from different process nodes / fabs / companies / assembly)

Align Industry around an open platform to enable chiplet based solutions

- Enables construction of SoCs that exceed maximum reticle size
 - Package becomes new System-on-a-Chip (SoC) with same dies (Scale Up)
- Reduces time-to-solution (e.g., enables die reuse)
- Lowers portfolio cost (product & project)
 - Enables optimal process technologies
 - Smaller (better yield)
 - Reduces IP porting costs
 - Lowers product SKU cost
- Enables a customizable, standard-based product for specific use cases (bespoke solutions)
- Scales innovation (manufacturing/ process locked IPs)

Key Metrics and Adoption Criteria

Key Technology Metrics

- Bandwidth density (linear & area)
 - Data Rate & Bump Pitch
- Energy Efficiency (pJ/b)
 - Scalable energy consumption
 - Low idle power (entry/exit time)
- Latency (end-to-end: Tx+Rx)
- Channel Reach
- Technology, frequency, & BER
- Reliability & Availability
- Cost (Standard vs advanced packaging)


Factors Affecting Wide Adoption

- Interoperability
- Full-stack, plug-and-play with existing s/w is+
- Different usages/segments
- Technology
 - Across process nodes & packaging options
 - Power delivery & cooling
 - Repair strategy (failure/yield improvement)
 - Debug – controllability & observability
- Broad industry support / Open ecosystem
 - Learnings from other standards efforts


UCIe - Architected and specified from the ground-up to deliver the best KPIs while meeting wide adoption criteria to drive innovations at package level

UCIe 1.0 Specification

- **Layered Approach with industry-leading KPIs**
- **Physical Layer:** Die-to-Die I/O
- **Die to Die Adapter:** Reliable delivery
 - Support for multiple protocols: bypassed in raw mode
- **Protocol:** CXL/PCIe and Streaming
 - **CXL™/PCIe® for volume attach and plug-and-play**
 - SoC construction issues are addressed w/ CXL/PCIe
 - CXL/PCIe addresses common use cases
 - I/O attach, Memory, Accelerator
 - **Streaming for other protocols**
 - Scale-up (e.g., CPU/ GP-GPU/Switch from smaller dies)
 - Protocol can be anything (e.g., AXI/CHI/SFI/CPI/ etc)
- **Well defined specification:** interoperability and future evolution
 - Configuration register for discovery and run-time
 - control and status reporting in each layer
 - transparent to existing drivers
 - Form-factor and Management
 - Compliance for interoperability
 - Plug-and-play IPs with RDI/ FDI interface




UCIe 1.0: Supports Standard and Advanced Packages



Advanced Package: 2.5D – power-efficient, high bandwidth density

Dies can be manufactured anywhere and assembled anywhere – can mix 2D and 2.5D in same package – Flexibility for SoC designer



One UCIe 1.0 spec supports different flavors of packaging options to build an open ecosystem

UCIe PHY: Bump-out for Interoperability

- UCIe architected with process portability in mind
 - Circuit components can be built with common digital/ analog structures
- Bump-out specified in the specification for interoperability even with future bump-pitch reductions
 - Die rotation and mirroring supported

vccio	txdatasb	vccio	txcksb	vccio	vccaon	vccio	vccaon	vccio	rxcksb	vccio	rxdatasb
vss	vss	txdata7	vss	txdata9	vccio	vss	vss	rxdata8	vss	rxdata6	vss
vss	txdata5	txdata6	txckn	txdata8	txdata11	vss	rxdata10	rxdata9	rxckp	rxdata7	rxdata4
vss	txdata4	txdata3	txckp	txdata10	vss	vss	rxdata11	rxdata9	rxckn	rxdata7	rxdata5
vccio	txdata1	vss	txckn	vss	txdata15	vccio	rxdata14	vss	rxckp	vss	rxdata0
vccio	txdata0	txdata3	txckn	txdata13	txdata14	vccio	rxdata15	rxdata12	rxckn	rxdata2	rxdata1
vss	txdata2	txdata2	txckp	txdata12	txdata14	vss	rxdata15	rxdata13	rxckp	rxdata3	rxdata1

(UCIe-S Unstacked Bump-out)


m1txdatasb	m2rxdatasb	m1txcksb	m2rxcksb	vccaon	vccaon	vccaon	m2txcksb	m1rxcksb	m2txdatasb	m1rxdatasb	vccaon
vss	vccio	vss	vccio	vss	vccio	vss	vccio	vss	vccio	vss	vccio
m2rxdata4	m2rxdata6	m2rxckp	m2rxdata8	m2rxdata10	vss	m2txdata11	m2txdata9	m2txckn	m2txdata7	m2txdata5	vss
m2rxdata5	m2rxdata7	m2rxckn	m2rxdata9	m2rxdata11	vss	m2txdata10	m2txdata8	m2txckp	m2txdata6	m2txdata4	vss
m2rxdata0	vss	m2rxckn	vss	m2rxdata11	vss	m2txdata10	vss	m2txckp	vss	m2txdata4	vss
m2rxdata2	m2rxdata2	m2rxckn	m2rxdata12	m2rxdata14	vss	m2txdata15	m2txdata13	m2txckn	m2txdata3	m2txdata1	vss
m2rxdata1	m2rxdata3	m2rxckp	m2rxdata13	m2rxdata15	vccio	m2txdata14	m2txdata12	m2txckp	m2txdata2	m2txdata0	vccio
vccio	vss	vccio	vss	vccio	vccio	vccio	vss	vccio	vss	vccio	vccio
vss	vss	m1txdata7	m1txckn	m1txdata9	m1txdata11	vss	m1rxdata10	m1rxdata8	m1rxckp	m1rxdata6	m1rxdata4
vss	m1txdata5	m1txdata6	m1txckn	m1txdata8	m1txdata10	vss	m1rxdata11	m1rxdata9	m1rxckn	m1rxdata7	m1rxdata5
vccio	m1txdata4	vss	m1txckp	vss	m1txdata10	vccio	m1rxdata11	vss	m1rxckn	vss	m1rxdata5
vccio	m1txdata1	vss	m1txckn	vss	m1txdata15	vccio	m1rxdata14	vss	m1rxckp	vss	m1rxdata0
vccio	m1txdata0	m1txdata3	m1txckp	m1txdata13	m1txdata14	vccio	m1rxdata15	m1rxdata12	m1rxckn	m1rxdata2	m1rxdata1
vss	m1txdata2	m1txdata2	m1txckp	m1txdata12	m1txdata14	vss	m1rxdata15	m1rxdata13	m1rxckp	m1rxdata3	m1rxdata1

(UCIe-S Stacked Bump-out)

Fixed beachfront allows for Multi-generational compatibility As bump pitches decrease

txdata10	txdata9	txdata8	vss	txckn	txdata11	txdata10	txdata9	txckp	txdata7	txdata6	txdata5
txdata4	txdata3	txckn	vss	txdata11	txdata10	txdata9	txckp	txdata7	txdata6	txdata5	vss
txdata2	txdata1	txckn	vss	txdata11	txdata10	txdata9	txckp	txdata7	txdata6	txdata5	vss
txdata0	vss	txckn	vss	txdata11	txdata10	txdata9	txckp	txdata7	txdata6	txdata5	vss
vccio	vss	vccio	vss	vccio	vss	vccio	vss	vccio	vss	vccio	vss
vss	vss	m1txdata7	m1txckn	m1txdata9	m1txdata11	vss	m1rxdata10	m1rxdata8	m1rxckp	m1rxdata6	m1rxdata4
vss	m1txdata5	m1txdata6	m1txckn	m1txdata8	m1txdata10	vss	m1rxdata11	m1rxdata9	m1rxckn	m1rxdata7	m1rxdata5
vccio	m1txdata4	vss	m1txckp	vss	m1txdata10	vccio	m1rxdata11	vss	m1rxckn	vss	m1rxdata5
vccio	m1txdata1	vss	m1txckn	vss	m1txdata15	vccio	m1rxdata14	vss	m1rxckp	vss	m1rxdata0
vccio	m1txdata0	m1txdata3	m1txckp	m1txdata13	m1txdata14	vccio	m1rxdata15	m1rxdata12	m1rxckn	m1rxdata2	m1rxdata1
vss	m1txdata2	m1txdata2	m1txckp	m1txdata12	m1txdata14	vss	m1rxdata15	m1rxdata13	m1rxckp	m1rxdata3	m1rxdata1


(UCIe-A Bump-out)



CoWos or EMIB or FoCoS or similar tight-pitch tech


Physical Layer

- Unit is One Module: uni-directional: 1, 2, or 4 modules form a Link
 - 16 (64) SE Lanes for Std (Adv)
 - 1 SE Lane of valid
 - 1 differential pair of forwarded clock
 - 1 lane (SE) calibration - Track
 - Lane reversal on Transmit side
 - Reliability: Spare Lanes in Adv; degradation in Std
 - Supported frequencies: 4, 8, 12, 16, 24, 32 GHz
 - A component must support all data rates up to its advertised maximum data rate for interoperability
 - B/W per module/ dir: 64 GB/s Std, 256 GB/s Adv: Two module gets 2X, 4-module gets 4X
- Sideband: always on; 2 Lanes/ direction @ 800 MHz – data and clock
 - Used for training, debug, management, etc; Leverages depopulated bumps to ensure no extra shore-line
- Valid used for effective dynamic power management




D2D Adapter and Flit Mapping through FDI


- Responsible for packetization
 - Adds Flit Header (2B) and CRC (2B)
- Supported Flit Sizes: 68B and two flavors of 256B
 - Decided at negotiation
- Flit Hdr (2B): Protocol ID (3b), Credit (1b), Flit Ack/Nak management (2b command + 8b sequence number), Rsvd (2b)
- CRC: Covers 128B payload (smaller payloads are 0-extended)
 - Triple bit flip detection guarantee with 16 bits
 - Replay if CRC fails
 - Sample RTL code for CRC provided in the spec



(a. 68-Byte Flit – usage CXL 2.0/ PCIe Non-Flit Mode/ Streaming)



(b. 256-Byte Flit – usage CXL 3.0/ PCIe 6.0)




(c. 256-Byte Latency-Optimized Flit – usage CXL 3.0/ Streaming)

(Opt Flit is for better link efficiency to use the unused CRC/ FEC bytes in PCIe/ CXL)

Usage Models for UCIE: SoC at Package level


- SoC as a Package level construct
 - Standard and/ or Advanced package
 - Homogeneous and/or heterogeneous chiplets
 - Mix and match chiplets from multiple suppliers
- Across segments: Hand-held, Client, Server, Workstation, Comms, HPC, Automotive, IoT, etc
- UCIE PHY and D2D adapter common
 - PCIe/CXL protocol for plug-and-play
 - Streaming for others (similar to board level connectivity today where scale-up systems are on PCIe PHY)
 - Similar to PCIe/ CXL at board level




Processors: symmetric coherency protocol mapped on UCIE through FDI
 Memory: CXL.Mem mapped on UCIE through FDI
 Accelerators: PCIe/ CXL mapped on UCIE through FDI
 Modem/ RF/ Optical: Raw mode on UCIE

Example Scale-up SoC from homogeneous dies: Large Switch with on-die protocol as streaming over UCIE


- Need large radix CXL switches – challenges: reticle limit, cost, etc.
- UCIE based Chipllets should help with scalable products
- 64G Gen6 x16b CXL links
- UCIE as d2d interconnect – while this is a scale-up CXL switch , a switch vendor may prefer to have their on-die interconnect protocol be transported over UCIE rather than create a hierarchy of switches which will not work for CXL 2.0 tree-based topology



Small CXL Switch (128 lanes)



Medium-sized CXL Switch (256 lanes)




Large CXL switch (512 lanes)



Unused x16 ports (2 per die)

One can construct CPUs (low, medium, large core-count CPUs) from smaller dies connected through UCIE using the same principle
Here the UCIE PHY and D2D adapter will carry the packetized version of internal CPU interconnect fabric

Example Scale-up Package using Streaming and open-plug-in using PCIe/ CXL



- Transporting the same on-chip protocol allows seamless use of architecture specific features without protocol conversion
- Streaming interface with additional flit formats provide link robustness using UCIe defined data-link CRC and retry




Not drawn to scale

Protocol

Streaming Adapter PHY


- Any device type in this open plug-in slot with CXL (or CHI if both support it)

UCIe Usage: Off-package connectivity w/ Retimers




(Use Case: Load-Store I/O (CXL) as the fabric across the Pod providing low-latency and high bandwidth resource pooling/ sharing as well as message passing)

(Another example can be multi-terabit networking switches Constructed from UCIe-based co-packaged optics and partitionable networking switch dies connected through UCIe on package)




Provision to extend off-package with UCIe Retimers connecting to other media (e.g., optics)

(Optical connections: Intra-Rack and Pod)



(Pooled/ Shared Memory) (Pooled Accelerator)

(Switch dies connected through UCIe PHY + Adapter Running a proprietary switch internal protocol)



Hot Chips 2023 – UCIe Tutorial



UCIe 1.0: Characteristics and Key Metrics

CHARACTERISTICS	STANDARD PACKAGE	ADVANCED PACKAGE	COMMENTS
Data Rate (GT/s)	4, 8, 12, 16, 24, 32		Lower speeds must be supported -interop (e.g., 4, 8, 12 for 12G device)
Width (each cluster)	16	64	Width degradation in Standard, spare lanes in Advanced
Bump Pitch (um)	100 – 130	25 - 55	Interoperate across bump pitches in each package type across nodes
Channel Reach (mm)	<= 25	<=2	

KPIs / TARGET FOR KEY METRICS	STANDARD PACKAGE	ADVANCED PACKAGE	COMMENTS
B/W Shoreline (GB/s/mm)	28 – 224	165 – 1317	Conservatively estimated: AP: 45u; Standard: 110u; Proportionate to data rate (4G – 32G)
B/W Density (GB/s/mm ²)	22-125	188-1350	
Power Efficiency target (pJ/b)	0.5	0.25	
Low-power entry/exit latency	0.5ns <=16G, 0.5-1ns >=24G		Power savings estimated at >= 85%
Latency (Tx + Rx)	< 2ns		Includes D2D Adapter and PHY (FDI to bump and back)
Reliability (FIT)	0 < FIT (Failure In Time) << 1		FIT: #failures in a billion hours (expecting ~1E-10) w/ UCIe Flit Mode

UCIe 1.0 delivers the best KPIs while meeting the projected needs for the next 5-6 years across the compute continuum.

Ingredients for a broad inter-operable chiplet ecosystem



Predictable path to design compliance with UCIE