





## Agenda for Protocol Part

- Protocol Layer
- Die-to-Die (D2D) Adapter
- Logical Physical Layer









- Protocols supported
  - PCle
  - CXL
  - Streaming: Vendor defined protocol
- Multiple Flit formats are permitted as a transport mechanism
- Raw formats are supported where D2D Adapter CRC/Retry is bypassed – supported for all protocols



Property of Universal Chiplet Interconnect Express<sup>™</sup> (UCIe <sup>™</sup>) 2023

H I P S Hot Chips 2023 – UCIe Tutorial

## PCIe non-Flit mode and CXL 68B Flit Mode

#### • Supported Formats

- Raw
  - Retry/CRC if applicable is the responsibility of the Protocol Layer
- 68B Flit Formats
  - Retry/CRC is the responsibility of the D2D Adapter
  - Framing follows CXL.io 68B Flit packing/unpacking rules
  - Ack/Nak, PM DLLPs are not used
    - LCRC, DLLP CRC driven to 0b by the Transmitter; ignored by the Receiver
    - Sequence number, Frame CRC, Frame parity within the STP token are driven to 0 by Transmitter
  - Protocol Layer drives the 64B per Flit of Protocol information on FDI.
  - D2D Adapter adds the Flit header and CRC bytes (additional 4B to make a 68B Flit) and performs the necessary byte shifting
  - For CXL protocol, the Arb/Mux functionality is in the D2D Adapter
- No 8b/10b or 128b/130b encodings are needed for D2D transfers





## PCIe Flit mode

- Supported Formats
  - Raw
    - Retry/CRC/FEC, if applicable, is the responsibility of the Protocol Layer
  - Standard 256B Flit
    - Retry/CRC is the responsibility of the D2D Adapter
    - Framing follows PCIe 256B Flit packing/unpacking rules
    - PM, Link Management DLLPs are not used
    - Flow Control DLLPs are sent separately over FDI, and the D2D Adapter inserts them into the Flit (don't go through the Retry buffer in the D2D Adapter)







## CXL 256B Flit Mode

#### • Supported Formats

- Raw
  - Retry/CRC/FEC, if applicable, is the responsibility of the Protocol Layer
- Standard 256B Flit and Latency Optimized Flits
  - Retry/CRC is the responsibility of the D2D Adapter
  - Framing follows CXL 256B Flit Mode packing/unpacking rules
  - PM, Link Management DLLPs are not used
  - For CXL.io, Flow Control DLLPs are sent separately over FDI, and the D2D Adapter inserts them into the Flit (don't go through the Retry buffer in the D2D Adapter)
- Arb/Mux functionality in the D2D Adapter





### Streaming Protocol

• UCle 1.0 only supports Streaming Protocol in Raw format





# Die-to-Die Adapter





## Overview: D2D Adapter

- Functionality Partitioning
- Example Configurations
- Flit Format details
- Protocol and Flit Format Matrix
- State Machine Hierarchy
- Parameter Exchanges
- PM flow example





### **Functionality Partitioning**

- For CXL, ARB/MUX functionality is absorbed in the D2D Adapter
- Lightweight CRC computation
- Flit Retry mechanism leveraged from PCIe Flit Mode
- Link State Management for Reset/Active/PM/Error flows
- D2D specific or Protocol specific parameters negotiated with remote Link partner





## Example Configurations



(c) Two CXL stacks multiplexed inside the adapter





## Raw Format (Format 1)

0	64B (from Protocol Layer)

Byte

- All examples show 64B data width on FDI
- For Raw format, all bytes are populated by the Protocol Layer, and D2D Adapter data path is bypassed
- D2D Adapter simply forwards all the bytes to RDI without any modifications or additions
- Raw format is permitted for all Protocols
  - Mandatory for D2D Adapter to support this if supporting Streaming Protocol





## 68B Flit Format (Format 2)

Byte													
0	Flit Hdr (Byte 0)	Flit Hdr (Byte 1)		62B of Flit 1 (from Protocol Layer)									
64	2B of (from Prot	Flit 1 cocol Layer)	CRC (Byte 0)	CRC (Byte 1)	Flit Hdr (Byte 0)	Flit Hdr (Byte 1)	Flit Hdr (Byte 1) 58B of Flit 2 (from Protocol Layer)						
128		6B c	of Flit 2 (from	Protocol La	yer)		CRC (Byte 0)	CRC (Byte 1)	bytes from next flit				

- Used for PCIe non-Flit Mode and CXL.io 68B Flit Mode protocols
- Protocol Layer presents 64B of the Flit on FDI
- D2D Adapter adds 2B Flit Header, 2B CRC and performs the required barrel shifting before transmitting over RDI
  - CRC covers the 2B Flit header as well as the 64B of Protocol information
- Flit header carries protocol identifier, stack identifier, sequence number, Ack/Nak completion, pause of data stream indication





## 68B Flit Format (Format 2) contd.

Byte													
0	Flit Hdr (Byte 0)	Flit Hdr (Byte 1)		62B (from Protocol Layer)									
64	(from Prot	2B locol Layer)	CRC (Byte 0)	CRC (Byte 1)	PDS Flit Hdr	all 0 data							
128		64B all 0 data											
192		64B all 0 data											

- Since 68B is not a multiple of the number of Lanes, a pause of data stream indication is needed to make sure the Receiver understands when the Transmitter has stopped sending new Flits
- Denoted by a special Flit header followed by all 0 data (such that at least 256B of data is always transferred in this example)





#### Standard 256B End Header Flit Format (Format 3)

Byte													
0	Flit Chunk 0 64B (from Protocol Layer)												
64	Flit Chunk 1 64B (from Protocol Layer)												
128	Flit Chunk 2 64B (from Protocol Layer)												
192	Flit Chunk 3 44B (from Protocol Layer)	Flit Hdr (Byte 0)	Flit Hdr (Byte 1)	DLP Bytes 2:5	10B Reserved	CRC0 (Byte 0)	CRC0 (Byte 1)	CRC1 (Byte 0)	CRC1 (Byte 1)				

- Used for PCIe Flit Mode protocol
- Protocol Layer sends the Flit over FDI, drives 0b on reserved bits and the bits filled in by the D2D Adapter (Flit Marker populated by Protocol Layer in DLP Bytes 2:5)
  - DLLPs sent/received over separate signals on FDI
- D2D Adapter fills in DLLP into DLP Bytes 2:5 if Flit Marker is not present





#### Standard 256B Start Header Flit Format (Format 4)

	CXL.cachemem		CXL.io							
Byte		Byte								
0	Flit Hdr Flit Hdr   (Byte 0) (Byte 1)	0	Flit Hdr Flit Hdr (Byte 0) (Byte 1)	Flit Chunk 0 62B (from Protocol Layer)						
64	Flit Chunk 1 64B (from Protocol Layer)	64		Flit Chunk 1 64B (from Protocol Layer)						
128	Flit Chunk 2 64B (from Protocol Layer)	128		Flit Chunk 2 64B (from Protocol Layer)						
192	50B of Flit Chunk 3 (from Protocol Layer) 10B Reserved CRC0 CRC0 (Byte 1) (Byte 0) (Byte 1) (Byte 0) (1)	RC1 192	Flit Ch	nunk 3 46B (from Protocol Layer)	DLP Bytes 2:5	10B Reserved	CRC0 (Byte 0)	CRC0 (Byte 1) (	CRC1 CRC1 Byte 0) (Byte 1)	

- Used for CXL 256B Flit Mode protocol
- Protocol Layer sends the Flit over FDI, drives 0b on reserved bits and the bits filled in by the D2D Adapter
  - For CXL.io, Flit Marker populated by Protocol Layer in DLP Bytes 2:5. DLLPs sent/received over separate signals on FDI. D2D Adapter fills in DLLP into DLP Bytes 2:5 if Flit Marker is not present
  - For CXL.cachemem, there are no DLP bytes in the Flit, the corresponding bytes of the Flit are used for Payload instead
- Follows the Framing rules for the Standard Flit in CXL Specification





#### Latency Optimized 256B without Optional bytes (Format 5)

CXL.cachemem

CXL.io

Byte			Byte							
0	Flit Hdr Flit Hdr Flit Chunk 0 62B (from Pro   (Byte 0) (Byte 1) Flit Chunk 0 62B (from Pro	tocol Layer)	0	Flit Hdr (Byte 0)						
64	Flit Chunk 1 58B (from Protocol Layer)	4B Reserved CRC0 (Byte 0)	RC0 64	Flit Chunk 1 58B (from Protocol Layer)					CRC0 CR (Byte 0) (Byte	RCO (te 1)
128	Flit Chunk 2 64B (from Protocol Laye	r)	128			Flit Chunk 2 64B (from Protocol Layer)				
192	Flit Chunk 3 52B (from Protocol Layer)	10B Reserved CRC1 (Byte 0)	RC1 192			Flit Chunk 3 52B (from Protocol Layer) 6	6B Reserved	Flit_Marker 4B	CRC1 CR (Byte 0) (Byte	RC1 (te 1)

- Used for CXL 256B Flit Mode protocol
- Protocol Layer sends the Flit over FDI, drives 0b on the bits filled in by the D2D Adapter
  - For CXL.io, Flit Marker populated by Protocol Layer in DLP Bytes 2:5. DLLPs sent/received over separate signals on FDI
  - For CXL.cachemem, there are no DLP bytes in the Flit, the corresponding bytes of the Flit are reserved
- Follows the Framing rules for Latency Optimized Flit in CXL Specification





#### Latency Optimized 256B with Optional bytes (Format 6)



- Used for CXL 256B Flit Mode protocol
- Protocol Layer sends the Flit over FDI, drives 0b on the bits filled in by the D2D Adapter
  - For CXL.io, Flit Marker populated by Protocol Layer in DLP Bytes 2:5. DLLPs sent/received over separate signals on FDI
  - For CXL.cachemem, there are no DLP bytes in the Flit, the corresponding bytes of the Flit are used for payload
- Follows the Framing rules for Latency Optimized Flit in CXL Specification with additional bytes from Protocol Layer for added efficiency
  - CXL.io gets an extra DWord of TLP information
  - CXL.cachemem gets an extra 14 Bytes of payload







## Protocol and Flit Format matrix

<u>Format</u> <u>Number</u>	Flit Format Name	<u>PCIe Non-</u> Flit Mode	PCIe Flit Mode	<u>CXL 68B Flit</u> <u>Mode</u>	<u>CXL 256B Flit</u> <u>Mode</u>	Streaming*
<u>1</u>	Raw	<b>Optional</b>	<u>Optional</u>	<u>Optional</u>	<u>Optional</u>	Mandatory
<u>2</u>	<u>68B</u>	Mandatory	<u>N/A</u>	Mandatory	<u>N/A</u>	<u>N/A</u>
<u>3</u>	Standard 256B End Header	<u>N/A</u>	Mandatory	<u>N/A</u>	<u>N/A</u>	<u>N/A</u>
<u>4</u>	Standard 256B Start Header	<u>N/A</u>	<u>N/A</u>	<u>N/A</u>	Mandatory	<u>N/A</u>
<u>5</u>	Latency Optimized 256B without optional bytes	<u>N/A</u>	<u>N/A</u>	<u>N/A</u>	<u>Optional</u>	<u>N/A</u>
<u>6</u>	Latency Optimized 256B with optional bytes	<u>N/A</u>	<u>N/A</u>	<u>N/A</u>	Strongly Recommended	<u>N/A</u>

\*Streaming column is for D2D Adapter. Protocol Layer interop is vendor specific





### State Machine Hierarchy



- For CXL, vLSM is exposed on FDI
- For PCIe/Streaming, D2D Adapter LSM is exposed on FDI
- vLSM handshakes with remote Link partner use ALMPs and follow CXL 256B Flit Mode rules and format
- D2D Adapter LSM handshakes with remote Link partner use sideband Link



### Link Initialization flow







### Parameter Exchanges (CXL)





Property of Universal Chiplet Interconnect Express<sup>™</sup> (UCIe <sup>™</sup>) 2023

C H I P S Hot Chips 2023 – UCIe Tutorial

### Example PM Entry flow for CXL





Property of Universal Chiplet Interconnect Express™ (UCIe ™) 2023

HAT HAT HAT HAT HOT Chips 2023 – UCIe Tutorial

# Logical Physical Layer (logPHY)



Property of Universal Chiplet Interconnect Express<sup>™</sup> (UCIe <sup>™</sup>) 2023



48

## LOGPHY Functions

- Byte to Lane mapping for data transmission over Lanes
  - Separate Valid Lane for indicating data transfer
- Interconnect redundancy remapping for Advanced Package configurations
- Width degradation support for Standard Package Configurations
- Scrambling and training pattern generation
- Lane reversal
- Link initialization, training and power management states
- Transmitting and receiving sideband messages





## Link Training State Machine





- Initialization and repair (advanced package) of SB
- Mainband (MB) initialization
  - Parameter exchange, Clock, Valid & MB repair & MB reversal
- Mainband training
  - Data training, at speed repair/degrade and speed degrade
- LINKINIT
  - Exchange RDI Link management messages
- PHYRETRAIN: Retrain based on Link errors
  - Allow repair or degrade
- L1/L2: Lower power state
- TRAINERROR: For uncorrectable internal errors and Link down conditions
- Active: Transactions are sent and received





## Multi-Module support

Die-to-Die Adapter													
Multi-Module PHY Logic													
	PHY Logic	5		PHY Logic									
Sideband	⊟ect	rical/Al	Æ	Sideband	deband Electrical/A								
Sideband	FW-CLK	x16	Valid Track	Sideband	FW-CLK	x16	Valid Track						

- One, two or four module per D2D Adapter are allowed
  - Both Advanced and Standard Package
- Standard package example configurations shown here

	Die-to-Die Adapter														
Multi-Module PHY Logic															
PHY Logic PHY Logic								PHY Logic				PHY Logic			
Sideband	Elect	rical/AF	E	Sideband	Bectrical/AFE			Sideband	Electrical/AFE			Sideband	Electrical/AFE		
Sideband	FW-CLK	<b>x16</b>	Valid Track	Sideband	FW-CLK	x16	Valid Track	Sideband	FW-CLK	x16	Valid Track	Sideband	FW-CLK	x16	Valid Track



