## Software Manageability & Security





### Agenda

- High level goals
- Chiplets Attach model, challenges and solution stack
- System Topology examples
- SW View of integrated device Host & Switch
- DVSEC Register Overview
- D2D Adapter/PHY, Implementation Specific Registers
- Manageability Overview
- Security Overview
- Summary



Property of Universal Chiplet Interconnect Express™ (UCIe ™) 2023



### High level Goals

- Enable systems in package (SIP) solutions
  - Focus on flexibility and ease of deployment to accelerate ecosystem development
- Compatible with existing SW for fast adoption
  - Builds on PCIe/CXL SW constructs (DVSEC, Host register blocks, Etc.) and interfaces
  - Link can be managed by FW (for pre-UCIe OS) or natively by UCIe-aware OS
- CXL/PCIe protocols supported
  - Streaming protocol support is vendor-defined
- Reduce complexity wherever possible to allow efficient UCIe implementation
  - e.g., No RCiEP in UCle IPs



Flexible architecture; backward compatible SW; Extensible/flexible for future usage models



Property of Universal Chiplet Interconnect Express<sup>™</sup> (UCIe <sup>™</sup>) 2023

### Chiplet Attach/Usage Model

- Pcie/CXL device (well established)
  - Software/driver
  - Address translation
  - Error isolation and recovery
  - Use Cases: Inference, video, crypto, compression, networking functions, etc.
- SerDes I/O chiplets
  - Use case: Pcie 32G/64G/128G ; Ethernet 50G/100G/200G ; CPO
- Memory Controller+PHY chiplets
  - Simple protocol desired for standardization
  - Streaming protocol supported for proprietary use case
  - Use Case: Flexible memory technology (HBM / DDR / LPDDR / G6 /..)
- Generic compute attach
  - Standard coherency architecture like CXL (simplified) or CHI



Property of Universal Chiplet Interconnect Express™ (UCIe ™) 2023



### Chiplet Ecosystem Solution Stack

PCIE/CXL DEVICE INTEGRATION MODEL

- Two independent hardware stack
  - Protocol and Control
- Die management unit (DMU)
  - Hardware + Firmware
- Standard control and management software interface
- Platform specific firmware
- UCIe starting to tackle software interfaces





Property of Universal Chiplet Interconnect Express™ (UCIe ™) 2023

### UCIe System Topology Examples



Property of Universal Chiplet Interconnect Express<sup>™</sup> (UCIe <sup>™</sup>) 2023

### UCIe System Topology Examples





Property of Universal Chiplet Interconnect Express<sup>™</sup> (UCIe <sup>™</sup>) 2023



#### Proprietary SERDES solution with UCIe



H I P S Hot Chips 2023 – UCIe Tutorial

### SW View of integrated Device – Host side view

### Host

- UCle links discoverable by OS through UCle Early Discovery Table (UEDT<sup>1</sup>) populated by FW
- UCle link details enumerated via new Link-DVSEC capability in Hostspecific Register Block (UiRB)
- EP/Switch USP
  - UCle enumerated via new DVSEC

Industry standard PCIe/CXL SW model for UCIe enumeration and control

<sup>1</sup> Detailed in 1.0 Errata document







### UCIe Link DVSEC – For basic Link Functionality

- New UCIe DVSEC with UCIe Consortium ID of 0xD2DE
- UCle Link Capabilities, Control, Status
  - Link width/speed, Stack support, Packaging type, (re)train Etc.
- Error/Link Event Notification Control/Status
- Register Locators
  - For registers beyond the basic functionality in DVSEC – Test/Compliance, Implementation specific, D2D/PHY
- Mailbox
  - For sideband access of far-side chiplet's UCIe registers, for debug
- Associated DevFn
  - For enumerating interdependent RP/DSP links in a multi-stack UCIe scenario



Property of Universal Chiplet Interconnect Express™ (UCIe ™) 2023

PCI Express Exter	ndad Canability Haadar			100
FCI Express Exter				
Designated Ven	dor Specific Header 1			
Capability Descriptor	Designated Ven	dor Specific Header 2		
UCIe Li	nk Capability			
UCIe I	Link Control			
UCIe	Link Status			
Error Notification Control	Link Event Notification Control			
Register	Register Locator 0 Low			
Register	Register Locator 0 High			~
Re	Reserved			
Side band M	Side band Mailbox Index Low		1	
Side band M	Side band Mailbox Index High			
Sideband M	Sideband Mailbox Data Low			
Sideband M	lailbox Data High			
	Mailbox Status	Mailbox Control		
Requeste	RequesterID/Reserved			
Re	eserved			
Associated Po	Associated Port Numbers (1-N)			3
	•••			

1 applies to UCIe-EP, UCIe-USP, UCIe-Retimer

2 applies to UCIe-EP, UCIe-USP when paired with a retimer

3 applies to UCIe-RP

4 applies to UCIe-DSP



Hot Chips 2023 – UCIe Tutorial

### Switch side view



Industry standard PCIe Model for UCIe enumeration and control

- UCle on PCle/CXL Switch DSP
  - Enumerated via new UCIe Switch Register Block (UiSRB) DVSEC capability

UCle1 Switch DSP

Logical link

Type 1 Header

DevN, Fn0

Type 0 Header

Dev0, Fn0

UCle1

UCle



Logical link

Type 1 Header

DevN, Fn0

Type 0 Header

Dev0, Fn0

### UCIe Switch Register Block (UiSRB) DVSEC For Switch DSP UCIe Discovery

- Provides the Base address for enumerating UCIe links below Switch DSPs
- Included in Switch USP config Space
- Base address part of one of the BARs of the Switch USP

PCI Express Extended Capability Header					
Designated Vendor Specific Header 1					
Reserved	Designated Vendor Specific Header 2				
UCIe Switch Register Block (UiSRB) Base address					





### D2D Adapter/PHY, Implementation Specific Registers



Property of Universal Chiplet Interconnect Express™ (UCIe ™) 2023

### Upstream/Downstream Chiplet SW Compatibility

	Upstream Device SW view				
Downstream	PCIe RP/Switch		CXL Downstream	Streaming	
Device SW view	DSP <sup>1</sup>	CXL RP/Switch DSP <sup>2</sup>	Port RCRB <sup>3</sup>	Device	
PCIe EP/Switch					
USP <sup>5</sup>	Valid	Valid	illegal		
CXL Upstream Port					
RCRB <sup>4</sup>	Illegal	illegal	illegal		
				Vendor defined	
				(PCIe SW model	
CXL EP/Switch USP <sup>6</sup>	Valid	Valid	illegal	recommended)	
Streaming Protocol	Vendor defined (PCIe SW model recommended)				

<sup>1</sup> PCIe RP/Switch DSP = PCIe Root Port/Switch DSP as defined in PCIe Base Specification

<sup>2</sup> CXL RP/Switch DSP = Standard PCIe RP/Switch-DSP with additional CXL Flexbus Port DEVSEC capability

<sup>3</sup> CXL Downstream Port RCRB = CXL 1.1 compliant Host/Switch downstream Port

<sup>4</sup> CXL Upstream Port RCRB = CXL 1.1 compliant Device/switch upstream port

Universal Chiplet

Interconnect Express

Property of Universal Chiplet Interconnect Express<sup>™</sup> (UCIe <sup>™</sup>) 2023

<sup>5</sup> PCIe EP/Switch USP = PCIe Endpoint/Switch USP as defined in PCIe Base Specification

<sup>6</sup> CXL EP/Switch USP = CXL EP/Switch USP with additional CXL Flexbus Port DEVSEC capability



### Summary

- Pcie/CXL device integration model is well established
- Helps to kick start an ecosystem
- Flexible system topologies
- SW model is leveraged from widely adopted PCIe
- Backward compatible and scalable for future use cases





# Manageability



Property of Universal Chiplet Interconnect Express™ (UCIe ™) 2023



### RASM

#### Pillars of Systems Management

Inventory

Configuration & Control

•Monitoring, Logging, Alerting, and Debug

#### Availability

A measure of system uptime. Unreliable components, inability to manage, and inability to service reduce availability.

A measure of the reliability of systems and components. **Better reliability increases** availability and reduces

#### Serviceability

A measure of how easy it is to recover a system to full operation following a failure.

#### Manageability

RASM

A measure of how easy it is to inventory systems/components, configure, perform updates, and monitor and report failures.



Hot Chips 2023 - UCIe Tutorial

**Universal Chiplet** Interconnect Express

Property of Universal Chiplet Interconnect Express<sup>™</sup> (UCIe <sup>™</sup>) 2023

### Manageability Guard Rails

- Focus on simple and efficient mechanisms that may be realized in hardware
- Manageability features should support an open chiplet ecosystem
- No complex protocols that require a processor in each chiplet
- Footprint: Must be Extremely Small
- Main band protocol independent
- Enable firmware loading



Property of Universal Chiplet Interconnect Express<sup>™</sup> (UCIe <sup>™</sup>) 2023



### Manageability Hierarchy



- Anchor established on the SOC
  - Contains: Primary RoT, BMC communications
- Management hierarchy extends through every branch of the tree



Property of Universal Chiplet Interconnect Express™ (UCIe ™) 2023



### Manageability Overview

Manageability Use Cases	Definition		Examples		
Chiplet Initialization	Support initialization of chiplet har loading	dware to get ready for firmware	Link initialization, clocks, resets, etc.		
Chiplet Enumeration	Discovery of chiplet features and topology. Enumeration is focused on configuration and telemetry components; not a replacement for PCI enumeration (if present) Discover topology, features, sensors and state setting (power, thermal, security, etc.).			s, sensors and state settings etc.).	
FW Delivery	Delivery of firmware from anchor to chiplet. This can include secure delivery of the firmware.		agement Unit) and Device FW		
Messaging	Standard communication for configuration, telemetry, etc. Secure Power management, thermal management, RAS messaging support			nal management, RAS	
Events	Asynchronous events		Thermal threshold notifica	tions	
Initialization	Enumeration	FW Delivery	Messaging	Events	
<ul> <li>Minimal HW setup</li> <li>Links</li> <li>Runtime ATPG/BIST</li> <li>Fuses</li> </ul>	<ul> <li>Topology</li> <li>Identification</li> <li>Feature Discovery</li> <li>Uniquify</li> </ul>	<ul><li>Secure and Non-secure</li><li>Validation</li></ul>	<ul> <li>Protocol</li> <li>Ordering</li> <li>Timeouts</li> <li>Failures</li> <li>Security</li> <li>Debug</li> </ul>	<ul> <li>Asynchronous notifications</li> <li>Emergencies</li> <li>Polling</li> <li>Heartbeats</li> </ul>	
Property of Universal Chiplet	Interconnect Express™ (UCIe ™) 2023			10 Chips 2023 – UCIe Tutorial	

СНІРЅ

# Security



Property of Universal Chiplet Interconnect Express™ (UCIe ™) 2023



### Adversary Model & Threats

- Supply chain
- Hardware &
- Software

### <u>Threats</u>

- Counterfeit / Compromised chiplets
- Boot modifications (configuration, firmware, etc.)
- Data leak (keys, memory, etc.)
- Probing on bus
- Access debug port



Property of Universal Chiplet Interconnect Express™ (UCIe ™) 2023



### Physical Attack model

- Die not exposed however interconnect between individual dies are exposed on chip decapsulation.
- Interconnect typically implemented in top metal layers.
   (easier to do Man-in-Middle attacks)
- (Global/Local) EMFI on Interconnect much easier with interconnect position fully known. Non-invasive or semi-invasive attack possible.





Property of Universal Chiplet Interconnect Express<sup>™</sup> (UCIe <sup>™</sup>) 2023



### SECURITY REQUIREMENTS

- Anchor die must include SoC RoT responsible for secure boot as well as **chiplet measurement and attestation**.
- No Secret key(s) should be passed in-clear between chiplet(s) to avoid man-in-middle attacks.
- Each Chiplet die must include **local Root of Trust** (represented as "RoT-Lite") to provide any required basic security services like Chiplet fuse distribution, local key management , chiplet security policies etc.
- Anchor die RoT must load security policies (as part of chiplet FW) that are enforced by Chiplet local RoT.





### Summary

- UCIe is an open industry standard that establishes an open chiplet ecosystem and ubiquitous interconnect at the package level.
  - Tremendous support across the industry with several companies announcing IP/VIP availability
  - Poised to be the interconnect of SoCs the same way PCIe and CXL are at the board level
  - UCIe 1.0 Specification is available to the public https://www.uciexpress.org/specification
  - UCIe 1.1 Specification expected to be released early August
- UCIe Consortium welcomes interested companies and institutions to join the organization at the **Contributor or Adopter level**.
- Technical Working Groups (Electrical, Protocol, Form Factor/Compliance, Manageability / Security, Systems and Software, Automotive) and Marketing Working Group driving the technology forward

- Plenty of innovations happening in the consortium

• Journey has started! Join us if you have not done so! Learn more by visiting <u>www.UCIexpress.org</u>





# Thank You

www.UCIexpress.org



Property of Universal Chiplet Interconnect Express<sup>™</sup> (UCIe <sup>™</sup>) 2023

