




ML Inference at the Edge

Felix Baum

Senior Director, Product Management
Qualcomm Technologies, Inc.

@qualcomm






We are leading the realization of the hybrid AI

Convergence of:





- Wireless connectivity
- Efficient computing
- Distributed AI

Unlocking the data that will fuel our digital future and generative AI







Optimizing Hardware for AI

Neural Networks: A mundane pile of linear algebra




Optimizing Hardware for AI

Neural Networks: A mundane pile of linear algebra







Setup




Optimizing Hardware for AI

Neural Networks: A mundane pile of linear algebra




Setup



Hexagon Processor


Optimizing Hardware for AI

Neural Networks: A mundane pile of linear algebra




Optimizing Hardware for AI

Neural Networks: A mundane pile of linear algebra





Optimizing Hardware for AI

Neural Networks: A mundane pile of linear algebra




Optimizing Hardware for AI

Neural Networks: A mundane pile of linear algebra




Optimizing Hardware for AI

Neural Networks: A mundane pile of linear algebra




Optimization Goals
 1. Maximize parallelism




Optimizing Hardware for AI

Neural Networks: A mundane pile of linear algebra




- Optimization Goals**
1. Maximize parallelism
 2. Minimize data movement




Optimizing Hardware for AI

Neural Networks: A mundane pile of linear algebra






- Optimization Goals**
1. Maximize parallelism
 2. Minimize data movement



Optimizing Hardware for AI: Transformers

Neural Networks: A mundane pile of linear algebra

- Optimization Goals**
1. Maximize parallelism
 2. Minimize data




Transformer Architecture

Optimizing Hardware for AI: Super Resolution

Neural Networks: A mundane pile of linear algebra


Optimization Goals

1. Maximize parallelism
2. Minimize data




Setup

Scalar Processor





HVX (~30%)

HMX (~90%)





Hexagon Processor: Execution of ML use cases



- Optimization Goals
1. Maximize parallelism
 2. Minimize data




Hexagon Processor: Execution of end-to-end use cases




Hexagon Processor: Concurrency Model




Hexagon Processor: Concurrency Model



AI Model Compilation: Steps




AI Model Compilation: Steps



Framework level (Pytorch, TF, etc) optimizations, op folding, etc.


AI Model Compilation: Steps



Framework level (Pytorch, TF, etc) optimizations, op folding, etc.

Framework graph is translated to the IR Graph

AI Model Compilation: Steps




Framework level (Pytorch, TF, etc) optimizations, op folding, etc.


Framework graph is translated to the IR Graph

If required, graph can be quantized according to various config. parameters

AI Model Compilation: Steps



AI Model Compilation: Steps




Framework level (Pytorch, TF, etc) optimizations, op folding, etc.

Framework graph is translated to the IR Graph

If required, graph can be quantized according to various config. parameters

Framework agnostic graph optimizations are applied such as batchnorm folding




Naive sequencers executed Nets "Layer-by-Layer", sequentially. Sometimes 1-3 layers can be aggregated (e.g., conv followed by RELU). "Layer by Layer" leaves performance and memory


bandwidth on the table:

- If we exploit concurrencies and simultaneously operate on data from multiple layers, execution finishes faster


- A layer's output, once consumed by next layer, is discardable. This saves DDR bandwidth, but TCM must be large enough, or data unit small enough, to store intermediate output




AI Model Compilation: Steps




AI Model Compilation: Steps



AI Model Compilation: Steps



AI Model Compilation: Steps




Framework level (Pytorch, TF, etc) optimizations, op folding, etc.

Framework graph is translated to the IR Graph

If required, graph can be quantized according to various config. parameters

Framework agnostic graph optimizations are applied such as batchnorm folding




Simplify graph by backend aware op fusion, const-prop, common sub expressions, etc.


Break neural network layers into smaller data piece / execution chunks (tiles)

To minimize DDR Bandwidth pressure, utilize locality between successive layers to reduce DDR BW. Consider layers:

- Output of layer n is the input of layer n+1
- Output of layer (n+1) is the input of layer n+2
- Output of Layer (n+2) is divided into four portions. Each portion results in a separate computation. Intermediate results within a cone are stored in local memory and do not consume DDR bandwidth.



AI Model Compilation: Steps




Framework level (Pytorch, TF, etc) optimizations, op folding, etc.

Framework graph is translated to the IR Graph

If required, graph can be quantized according to various config. parameters

Framework agnostic graph optimizations are applied such as batchnorm folding




Simplify graph by backend aware op fusion, const-prop, common sub expressions, etc.


Break neural network layers into smaller data piece / execution chunks (tiles)

To minimize DDR Bandwidth pressure, utilize locality between successive layers to reduce DDR BW. Consider the following layers:


- Output of layer n is the input of layer (n+1)
- Output of layer (n+1) is the input of layer (n+2)
- Output of Layer (n+2) is divided into four smaller pieces. Each portion results in a separate cone. Intermediate results within a cone are stored in TCM, so do not consume DDR bandwidth.




AI Model Compilation: Steps



AI Model Compilation: Steps




AI Model Compilation: Steps




AI Model Compilation: Sequencer determines optimal order

What order do I execute each operation?

All orders must follow a topological sort.



Very simple network for illustration with only 10 operations




Red lines show 3 potential valid topological sorts

1102 Valid topological sorts for this simple network of 10 operations!


Compiler algos trade-off DDR BW & Performance (latency) for each network.

AI Model Compilation: Optimal Execution Order

Threads, Run Orders, Timelines




Run Order:
A B C




AI Model Compilation: Optimal Execution Order

Threads, Run Orders, Timelines




Run Order:
A B C




AI Model Compilation: Optimal Execution Order

Tiling




Run Order:
A B C




AI Model Compilation: Optimal Execution Order

Tiling




Run Order:

A B1 B2 C1 C2 C3 C4




AI Model Compilation: Optimal Execution Order

Tiling




Run Order:

A B1 B2 C1 C2 C3 C4




AI Model Compilation: Optimal Execution Order

Scheduling




Run Order:

A B1 B2 C1 C2 C3 C4



AI Model Compilation: Optimal Execution Order


Scheduling



C1 and C2 only depend on B1, so they can be reordered with B2.


Run Order:

A B1 C1 C2 B2 C3 C4



AI Model Compilation: Optimal Execution Order


Optimal ordering



C1 and C2 only depend on B1, so they can be reordered with B2.

Run Order:

A B1 C1 C2 B2 C3 C4



AI Model Performance: inf/sec



VS

Competitor A Super resolution (RDN)



Snapdragon 8 Gen2



Competitor B Competitor A



Competitor B



Face recognition (FaceNet)

Snapdragon 8 Gen2



Competitor A



Competitor B



Bokeh (DeepLabV3+)

Snapdragon 8 Gen2



Competitor A



Competitor B



Natural language processing (MobileBERT)

Snapdragon 8 Gen2



Competitor A



Competitor B



AI Model Performance: inf/sec per watt



VS

Competitor A Super resolution (RDN)



Snapdragon 8 Gen2



Competitor B



Competitor A



Competitor B



Face recognition (FaceNet)

Snapdragon 8 Gen2



Competitor A



Competitor B



Bokeh (DeeplabV3+)

Snapdragon 8 Gen2



Competitor A



Competitor B



Natural language processing (MobileBERT)

Snapdragon 8 Gen2



Competitor A



Competitor B



Thank you



Follow us on: [in](#) [twitter](#) [instagram](#) [youtube](#) [facebook](#)

For more information, visit us at:

qualcomm.com & qualcomm.com/blog

All data and information contained in or disclosed by this document is confidential and proprietary information of Qualcomm Technologies, Inc. and/or its affiliated companies and all rights therein are expressly reserved. By accepting this material the recipient agrees that this material and the information contained therein will not be used, copied, reproduced in whole or in part, nor its contents revealed in any manner to others without the express written permission of Qualcomm Technologies, Inc. Nothing in these materials is an offer to sell any of the components or devices referenced herein.

©2018-2023 Qualcomm Technologies, Inc. and/or its affiliated companies.
All Rights Reserved.

Qualcomm, Snapdragon, and Hexagon are trademarks or registered trademarks of Qualcomm Incorporated.

Other products and brand names may be trademarks or registered trademarks of their respective owners.

References in this presentation to “Qualcomm” may mean Qualcomm Incorporated, Qualcomm Technologies, Inc., and/or other subsidiaries or business units within the Qualcomm corporate structure, as applicable. Qualcomm Incorporated includes our licensing business, QTL, and the vast majority of our patent portfolio. Qualcomm Technologies, Inc., a subsidiary of Qualcomm Incorporated, operates, along with its subsidiaries, substantially all of our engineering, research and development functions, and substantially all of our products and services businesses, including our QCT semiconductor business.

Snapdragon and Qualcomm branded products are products of Qualcomm Technologies, Inc. and/or its subsidiaries. Qualcomm patented technologies are licensed by Qualcomm Incorporated.